Ultrathin crystals of the layered transition-metal dichalcogenide MoS 2 ͑semiconducting͒ and TaS 2 ͑metallic͒ were obtained by mechanical peeling or chemical exfoliation techniques and electrically contacted using electron-beam lithography. The MoS 2 devices showed high field-effect mobility in the tens of cm 2 / V s and an on/off ratio higher than 10 5 . The TaS 2 devices remained metallic despite the fabrication process and showed an enhancement of the superconducting transition temperature and disappearance of the charge density wave phase anomaly at low temperature.
I. INTRODUCTION
The electronic industry needs high quality, flexible, and consequently thin semiconductor materials in order to realize devices in situations where standard silicon chips cannot work due to expense and geometry. So far research has focused on organic materials 1,2 because of their potentially low cost. But their poor mobility has prompted several groups to look for inorganic alternatives. 3, 4 Semiconducting layered transition-metal dichalcogenide ͑LTMD͒ compounds, consisting of subnanometer-thick layers bound to each other by weak van der Waals forces, are promising candidates for thin-film transistors ͑TFTs͒; single-crystal WSe 2 has been shown to have hole mobility up to 500 cm 2 / V s in single crystals 5 ͑comparable to Si͒ and thin films of SnS 2−2x Se x have mobilities exceeding 10 cm 2 / V s, significantly higher than the best organic semiconductors. 2 Moreover, thin LTMDs are promising materials for nanoscience research. Recently there has been significant renewed interest in self-assembled two-dimensional materials, such as graphene and LTMDs, prepared in two-dimensional form. [6] [7] [8] LTMDs are particularly interesting in this context; they have a rich variety of electronic states ͓metallic, semiconductor, superconductor, and charge density waves ͑CDWs͔͒ that have fascinated basic researchers for several years. Furthermore, thin LTMDs could provide a route to realizing nanometer-thickness metallic contacts to other nanodevices ͑such as single molecules͒, which would allow visualization by scanning-probe techniques.
In early experiments on thin LTMD compounds prepared by exfoliation, [9] [10] [11] [12] indirect measurements indicated the presence of isolated monolayers or of some samples with an area constituted of a single layer. However, the samples were too small to carry out electron transport measurements on isolated, uniform, and thin devices. More recently, the preparation of single atomic layers of MoS 2 and NbSe 2 by mechanical cleaving has been reported, with some limited electron transport data; 6 both MoS 2 ͑semiconducting͒ and NbSe 2 ͑nominally metallic͒ showed field-effect mobilities in the range of 0.5-3 cm 2 / V s and poor on-off ratios ͑Ͻ10͒. No low temperature measurements were reported.
In this paper, we report the fabrication by two different techniques of ultrathin films made of few layers ͑that we term nanopatches͒ of 2H -TaS 2 , a metallic LTMD, and MoS 2 , a semiconductor LTMD. We used microfabrication tools to make nanodevices out of these nanopatches in order to perform electron transport measurements. MoS 2 nanopatches are semiconducting, with mobilities in the tens of cm 2 / V s, and on-off ratios exceeding 10 5 . The poor subthreshold slope and activated conductance with a gatevoltage-dependent activation energy indicate a high density of charge-trap states in MoS 2 nanopatch transistors, similar to organic TFTs. TaS 2 nanopatches are metallic for samples as thin as 8 nm. TaS 2 nanopatches show no CDW anomaly in the temperature-dependent resistivity and an enhancement of the superconducting transition temperature.
Bulk 2H -MoS 2 is ͑in general͒ a n-type semiconductor and is resistant to oxidation. It is used as a solid lubricant or a catalyst in industry. It has an indirect band gap on the order of 1 eV, 13 which has been reported to be as small as 0.2 eV in thin films. 14 The thickness of one layer is equal to 6.15 Å. The in-plane resistivity is about 10 ⍀ cm and the interlayer resistivity is 200 times larger. Bulk 2H -TaS 2 is metallic at room temperature, undergoes a charge density wave phase transition at T =70 K, 15, 16 and superconducts below 0.8 K. 15 The thickness of one layer is equal to 6.04 Å. The in-plane resistivity at room temperature is about 10 −4 ⍀ cm.
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II. EXPERIMENT
A. Preparation of MoS 2 nanopatches
The MoS 2 sample ͑SPI Supplies͒ we have used is obtained from geological material that has been extracted in Otter Lake, Ontario, Canada and consists of one big crystal of a cubic centimeter. The thinning procedure is close to the technique to get clean surfaces of highly oriented pyrolytic graphite ͑HOPG͒ or mica and consists of peeling layers of the crystal using tape ͑3M Scotch brand͒. First, the LTMD crystal is placed on the sticky side of a piece of tape so that the basal plane of the crystal is parallel to the plane of the tape. The sticky side of another piece of tape is placed on top of the opposite side of the crystal to form a sandwich made of tape/LTMD/tape. Then the two pieces of tape are pulled apart. As the force between the layers of the crystal is weaker than the adhesion force between the crystal and the tape, the crystal splits into two crystals of same surface areas but smaller thicknesses. This process is repeated several times until the crystal is barely visible to the eyes on the tape. The next step consists of sticking the tape to a Si chip ͑degener-ately doped Si with 500 nm SiO 2 which will later function as a gate dielectric͒ and dipping this chip in a solution of ethylbutyl acetate for an hour. This solvent can partially solubilize the adhesive of the tape and so help to separate the crystal and the tape. After separation some pieces of crystal remain on the chip. The remaining pieces of crystal on the tape are removed with tweezers and transferred to a different chip in solution. Then both chips are blown dry with nitrogen. If necessary the crystals on the chips are further thinned using tape. The use of tape leaves some residue on the substrate but most of the time it may be removed simply by cleaning with isopropanol.
B. Preparation of TaS 2 nanopatches
We followed a well established recipe to grow TaS 2 crystals 17 by vapor transport in a quartz tube. We used sulfur ͑99.999% pure, Alfa Aesar͒ and tantalum ͑99.9% pure, Alfa Aesar͒ as starting materials and iodine ͑99.999% pure, Cerac͒ as a vapor transport agent. The typical size of the crystals was 1 mm 2 ϫ 10 m. The thinning procedure is based on the intercalation of a reactive component ͑such as lithium͒ inside the crystal. The TaS 2 crystals were exposed to n-butyl lithium in a dry box environment. The crystals were removed from the dry box in a sealed container which was opened under water. The intercalated Li reacts with water to produce hydrogen that expands and tends to separate the layers of the crystal ͑see Ref.
12 for details͒, resulting in a suspension of nanopatches. The thicker nanopatches gradually sink to the bottom over time leaving the thinner in the top half of the solution. The nanopatches can be deposited on a surface by placing a drop of the suspension on a SiO 2 chip or the chip can be dipped into the first half of the solution and removed. The chips are cleaned in a piranha solution prior to nanopatch deposition. The nanopatches will adhere to the SiO 2 due to van der Waals forces after a few seconds. Then the water is blown dry and the nanopatches remain immobilized on the surface.
We note that while the methods employed here to fabricate thin crystals of LTMD on insulator are crude and probably unsuitable for mass production, it is not unreasonable to expect that techniques for fabricating large area LTMD devices could be developed. The "smart-cut" method 18 for producing silicon-on-insulator wafers is analogous to our mechanical exfoliation process, and techniques such as van der Waals epitaxy 19 or simple solution deposition of exfoliated material as a thick film may be able to produce large-area polycrystalline LTMD films suitable for flexible electronic devices.
C. Realization of devices
Once on the SiO 2 / Si chip, nanopatches are optically visible for thickness t greater than ϳ4 nm. They look metallic for t Ͼ 40 nm and are transparent but of different colors than the substrate for t Ͻ 40 nm. Hence the bare location of a crystal on the chip can be first determined with an optical microscope. Then an alignment marker array close to this location is lithographically patterned. With the help of an atomic force microscope ͑AFM͒, a scanning electron microscope ͑SEM͒, or an optical microscope, the entire marker array can be mapped in order to determine the exact position of the nanopatch relative to the markers. AFM and SEM are more sensitive than optical microscope, so we sometimes find during this part of the process nanopatches with t Ͻ 4 nm. Finally, electrical contacts are fabricated by electron-beam lithography and evaporating 2.5 nm of Cr and 100 nm of Au ͑see Fig. 1͒ . The main difference of this process compared to the previous studies on LTMD thin films [9] [10] [11] [12] is that we can measure directly the thickness by AFM of the crystal we are going to measure. We select the crystals that are as perfect as possible with uniform thickness ͑same number of layers across the entire sample͒, little mechanical damage, and the smallest thickness possible.
III. RESULTS AND DISCUSSION
A. TaS 2 nanopatches
We have obtained nanopatches of TaS 2 as thin as t =2 nm ͓ϳ3 ML ͑monolayer͔͒ but were unable to observe conduction in nanopatches with t Ͻ 8 nm ͑ϳ13 ML͒. The TaS 2 nanopatches have a very good aspect ratio, typically 10 nm thick and 10 m wide. We also find that the lifetime of electronic devices is short ͑Ͻ one week͒. We suspect that the lithium hydroxide formed during the exfoliation reaction corrupts the sample; this may also explain the lack of conduction observed in the thinnest samples.
The transport measurements were carried out by applying a dc source-drain and gate voltage with a computercontrolled data-acquisition board and measuring the current through a transimpedance amplifier ͑DL Instruments model 1211͒. For the four-probe configuration, the voltage was measured by a nanovoltmeter ͑Keithley Instruments model 2182͒. The low temperature measurements were carried out in a 4 He gas-flow cryostat.
We have performed two-probe measurements, and fourprobe measurements when possible, on seven TaS 2 devices at room temperature. The in-plane resistivity ranges from 10 −4 ⍀ cm ͑in very good agreement with the bulk value͒ to 10 −2 ⍀ cm for the thinnest nanopatches ͑t =8 nm͒. Figure  2͑a͒ shows the four-probe resistivity versus temperature for the thinnest ͑t =8 nm͒ sample. The resistivity decreases linearly with temperature as expected for a metallic material. This indicates that the sample is probably still in the 2H coordination mode and did not switch to the metastable 1T mode during the exfoliation process. 20 At low temperature the device does not show the CDW anomaly at 70 K ͑Refs. 15 and 16͒ but has a higher superconducting transition temperature than the bulk value of 0.8 K ͓see Fig. 2͑b͔͒ . Similar behavior has already been seen in Ref. 15 for intercalated TaS 2 crystals and for pristine TaS 2 with interlayer disorder. ͑Note that in NbSe 2 , where the CDW has a smaller effect on superconductivity, 21 the superconducting transition temperature decreases with layer thickness below about six layers.
11 ͒ So we conclude that this is not related to any size effect but instead due to reduced interlayer interaction due to the intercalation/exfoliation process. This indicates that the lattice parameter in the perpendicular direction may be larger than the bulk one and that our estimate of the number of layers is only an upper bound.
The superconducting transition is not very abrupt with temperature and spans from 4 K ͑onset of resistance drop͒ to 2 K ͑zero resistance͒; we attribute the wide transition to inhomogeneities in the crystal. The multiple onsets in the IV curve at 1.5 K in Fig. 2͑b͒ support this hypothesis and indicate that some layers or some part of the nanopatch has a different critical current. The lowest critical current is 160 nA, which corresponds to a rather low current density about 100 A / cm 2 . Although the nanopatches seem slightly disordered, we saw no evidence of weak localization and the carrier density is high enough so that we observed no dependence of the conductance on gate voltage up to + / −100 V ͑applied to the Si substrate͒ at any temperature.
B. MoS 2 nanopatches
We have performed two-probe measurements, and fourprobe measurements when possible, on ten devices at room temperature. Their thicknesses span between 8 and 40 nm and they all show comparable behaviors. The contact resistance is of the same order as the sample resistance except at low temperature where the contact starts to dominate. Although an accurate value for the in-plane resistivity is difficult to determine because the size of the contacts ͑2 m wide͒ is comparable to the size of the sample, we estimate the in-plane resistivity at zero gate voltage and room temperature to range from 0.3 to 4 ⍀ cm, comparable to the bulk value of 10 ⍀ cm. The variation from sample to sample appears to be due to differences in threshold voltage rather than mobility. All the devices show a n-type behavior and no hole conduction has been observed for gate voltages greater than −50 V. The field-effect mobility in the fourprobe configuration, defined as = ͑L / C ox W͒dG / dV g ͑where C ox = ox / d ox is the oxide capacitance per unit area with ox the permittivity of the oxide and d ox the thickness of the oxide, L the length of the device between voltage probes, W the width of the device, G = I / V the conductance of the device with I the source-drain current and V the voltage between voltage probes, V th the threshold voltage, and V g the gate voltage͒, ranges from 10 to 50 cm 2 / V s for all the devices, though uncertainties caused by the geometry of the samples could result in errors as large as a factor of 2 in calculating the mobility. These reasonable values for the resistivity and mobility indicate that the samples are not damaged by the fabrication process. The two-probe on/off ratio is higher than 10 5 and thus suitable for applications ͓Fig. 3͑b͔͒. Figure 3 shows the two-probe and four-probe conductances of a 35-nm-thick MoS 2 nanopatch with L = 4.7 m and W = 2.2 m at various temperatures. The roomtemperature resistivity for this sample is 0.7 ⍀ cm, and the room-temperature four-probe field-effect mobility is 40 cm 2 / V s, both at zero gate voltage. The subthreshold swing S, defined by dV g / d͑log G͒ exceeds 1 V/decade at room temperature, far from the minimum value of kT͑log 10͒ / q Ϸ 60 mV/decade for the ideal metal-oxidesemiconductor field-effect transistor ͑MOSFET͒, where q is the electron charge, T the temperature, and k the Boltzmann constant. Such a high value of S indicates that the oxide capacitance per unit area C ox =7ϫ 10 −9 F/cm 2 is competing with other capacitances that are at least ten times larger.
Typically, the most common parasitic capacitances are the depletion capacitance and the trap charge capacitance. However, the depletion capacitance cannot be an appreciable fraction of the total capacitance, since the sample thickness t =8-40 nm is much smaller than the oxide thickness d ox = 500 nm. The trap capacitance C t is equal to q 2 D͑E͒, where D is the density of trap states. To dominate the insulator capacitance, C t Ͼ C ox , and the charge trap density should exceed 10 11 cm −2 eV −1 which is a reasonable value and is in good agreement with the temperature-dependent behavior ͑see below͒. As discussed below, we cannot be certain whether the traps are at the SiO 2 / MoS 2 interface or are instead intrinsic to the MoS 2 bulk. However, it should be noted that high S values are a common problem in thin-film semiconductors. 2, 3 In the temperature range from 295 to 175 K the fieldeffect mobility does not change significantly, as evidenced by the nearly constant slope dI sd / dV g in Fig. 3͑a͒ . The fourprobe field-effect mobility is similarly temperature independent at large negative V g in this temperature range. The twoprobe ͑Fig. 4͒ and four-probe ͑not shown͒ conductances show activated behavior, with activation energies which depend on gate voltage ͑Fig. 5͒. Two possibilities could explain this activated conductance: Schottky barriers at the elec- trodes or a large concentration of trap states. We eliminate the Schottky barrier explanation because the four-probe conductance ͓Fig. 3͑b͔͒ shows similar activated behavior, with a similar ͑though slightly lower͒ activation energy, also plotted in Figure 5 . We then interpret the data in terms of impurity states. In Fig. 5 the two-probe and four-probe activation energies are seen to decrease roughly linearly with increasing gate voltage, with a slope of approximately −0.006q. We posit that the activated behavior corresponds to activation of carriers from the Fermi energy E F to the conduction band edge or mobility edge E c , thus the activation energy is E a = E c − E F . This suggests that the Fermi level travels slowly through the trap states in this region; dE F / dV g =−dE a / dV g = −0.006q. The quantity dE F / dV g is given by dE F / dV g = eC ox / ͑C ox + C t ͒. We find that D͑E͒ = 7.2ϫ 10 12 or 9 ϫ 10 18 states/ eV cm 3 for an 8-nm-thick crystal. In order to determine whether the charge traps are bulk or interfacial in nature, we make a very rough estimate of the dopant concentration of 8 ϫ 10 17 cm −3 assuming a dopant density of 9 ϫ 10 18 states/ eV cm 3 in a bandwidth of ϳ90 meV ͑the change in E a from V g = 0 to− 15 V where the device appears fully depleted͒. This dopant concentration would correspond to a room-temperature Debye length on order 3 nm. The fact that we can fully deplete ͑turn off͒ devices of thickness 8 -40 nm, much greater than the Debye length, argues that the charge traps are a surface phenomenon, not a bulk phenomenon, and that the surface density of trap states D͑E͒ = 7.2ϫ 10 12 states/ eV cm 2 is the correct measure. However, more careful measurements are needed to confirm this.
IV. CONCLUSIONS
We have successfully realized two-dimensional ͑2D͒ ultrathin transistors of MoS 2 and metallic TaS 2 films. The high on/off ratio and mobility of MoS 2 transistors can enable flexible electronics. For TaS 2 , despite some evidence of disorder due to the exfoliation process, these devices show a good conductivity for a thickness in the few nanometer range and superconducting behavior at low temperature. TaS 2 nanopatches may thus be a method to realize nanometer-thickness metallic electrodes for study of other nanodevices.
